Two hi h-frequency switched-capacitor sample-delayhold (lDH) b uffers are resented. The circuits provide a correct transition 8om the continuous-time to the discrete-time domain or vice versa. E erimental results show an excellent frequency bgavior for clock frequencies up to 25 MHz.
Introduction.
Switched-capacitor (SC) circuits are analog discretetime signal processing circuits. At the front-end of these circuits, the continuous-time input signal has to be transformed into a discrete-time version. In order to optimize the settling speed of the SC circuit by creating step-input settling responses, the input interface circuit has to transform the continuous-time input signal into a uniform-sampled full period sample-and-hold (SH) signal. At the back-end of the SC circuit, the transition from the discrete-time to the continuous-time domain has to be made. Due to the finite circuit time constants of the SC circuit, the output signals will contain continuous-time transients, even for true full period SH input signals. An output interface circuit is required to sample the correct output signal values of the SC circuit at the ends of the settling periods and to transform the obtained signal sample sequence into a full period SH signal. Therefore, the use of these interface circuits is especially of advantage in high-frequency SC circuits. The commonly applied interface circuit is the delayfree sample-and-hold buffer of figure la. This and all other circuits described in this paper are controlled by a bi-phase 50% duty cycle clock pattern as shown in figure lb. The tracking phase 4 causes a continuous-time input settling response of the amplifier during this phase. The realization of a full period SH si nal requires a cascade of two delay-free SH buffers, driven by opposite clock phases. As shown in figure 2, requires the extension of this a proach to obtain a SH signal during both phases (Auble-sampling) [ 11-[3] three amplifiers.
"in - This paper presents two novel input/output interface circuits, providing a full period SH output signal with the use of only one amplifier [3] . The introduction of a half period delay between the input and output signal samples guarantees an optimal stepinput settling response of the amplifier.
111. Stray-insensitive sample-delay-hold buffers. Figure 3 shows a stray-insensitive full period sample-delay-hold (SDH) buffer suitable for bi-phase single-sampling SC filters.
'in Figure 3 . Single-sampling SDH buffer.
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The transfer function of this circuit can be found from the difference equations (1) This circuit realizes the sample-delay-hold function during both clock phases. Assuming identical parasitic capacitances at the nodes 1, 2 and 3 in figures 3 and 4 and C,=G, equation (1) is valid during both clock phases. Note that in the double-sampling implementation the sample frequency is twice the clock frequency. The amplifier offset voltage V, , only causes a frequency component at DC in the output spectrum of the double-sampling SDH buffer with an am litude Vo9 For &>l, the periodic output spectrum of the ideal SDH buffers is with a sample period T and +=2x/T. The clock feedthrough of both SDH implementations is primarily determined by the switches in this feedback circuit. The symmetry of the switch configuration at the amplifier inverting input terminal results in a first-order canceling of the output signal related clock feedthrough components as in double-sampling SC circuits. Assunung that the amplifier operates in its linear region, the clock feedthrough effects of the switches in the feedback loop can be described using the small-signal model shown in figure 6. In most applications, the sample capacitor Cy is much larger than the arasitic capacitors Cox and C, , and the clock feedtlrough will not cause saturation of the amplifier. Due to the very small widths of the clock feedthrough pulses, the output spectrum components can usually be neglected. The assumption that the switch channel charges split equally to drain and source during the turn-off transient of the switch reduces the clock feedthrough mechanism into a linear function of the switch signal V,. Any deviation from this 50% charge splitting will result in harmonic distortion. An accurate prediction of the clock feedthrough requires an accurate knowledge of all parasitic capacitances, the speed of the clock transients and the clock skew. 
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